Why two different flow for CCIE R&S

A post was merged into an existing topic: Best way to study for CCIE